





# MPS Reference Design for Xilinx


## Zynq US+ (Low Power)



\*NOTE: Refer to Design Specs Slide for Options


Power on sequence 1 2 3






V<sub>in</sub> = 12V

— MPM3630\_0P85@3A    — MPM3630\_1P8@3A




Vin = 12V



$V_{in} = 3.3V$


MP20043\_1P2V@300mA





# MPM3630 for VCCINT 0.85V Output Ripple


Vin = 12V, Vout = 0.85V, Iout = 3A





# MPM3630 for VCCAUX 1.8V Output Ripple


$V_{in} = 12V$ ,  $V_{out} = 1.8V$ ,  $I_{out} = 3A$





# MPM3620A for VCCO\_IO 3.3V Output Ripple


Vin = 12V, Vout = 3.3V, Iout = 2A





# MPM3620A for VCC\_DDR 1.5V Output Ripple

Vin = 12V, Vout = 1.5V, Iout = 2A





# MP20043 for 1.2V Output Ripple

$V_{in} = 12V$ ,  $V_{out} = 1.2V$ ,  $I_{out} = 300mA$

