

Myth busting EMC Techniques in power converter design

April 2022

Agenda

Introduction

Study Methodology

Symmetrical Input Capacitors

Splitting Ground Planes

Having Copper Under the Inductor

Shielded Inductors

Ferrite Beads as Input Filter

Conclusions


Introduction

In many seminars we are presented with a suite of techniques to improve the Electro-Magnetic Compatibility (EMC) of our designs.

These techniques don't often come with accurate A to B comparisons to evaluate if they are true, or "quantify" the impact of a particular implementation.


EMC is a very "design specific" topic, there are general physics laws that always apply, but things that are good for a particular design may not be optimal for a different one.

This presentation shows our efforts at trying to myth bust some of the most common EMC tips given in seminars.




Methodology

In order to accurately study the effect of each individual design technique we have designed a set of PCB that share a similar layout but each featuring a specific change.




2

Standard Reference PCB




Methodology

All PCB share the same schematics, but in some cases the components were populated in different footprints.






Methodology

The input harness follows CISPR25 standard. The output resistor is connected with short cables to the PCB




Symmetric Input Capacitors: What is the *myth* about?


When placing the input capacitors symmetrically, creating 2 opposing current loops, the magnetic fields created by the di/dt cancel each other as they have opposite directions.




Symmetric Input Capacitors: How was it tested?




Symmetric Cin



Symmetric Cin
w/o HF cap




Non-symmetric
Cin w/o HF cap



Non-symmetric
Cin w/ HF cap

Symmetric Input Capacitors: Test results

CISPR25 Class 5: CE Average measurements



TB6: Symmetric Cin with 100nF

TB6': Symmetric Cin removing 100nF

TB3': Asymmetric Cin removing 100nF


TB3: Asymmetric Cin with 100nF

**In the FM band Symmetric Cin is always better.
Having the 100nF capacitor is always better.**

No difference at low frequencies

Symmetric Input Capacitors: Test results

CISPR25 Class 5: RE Log Average measurements (Vertical)



TB6: Symmetric Cin with 100nF

TB6': Symmetric Cin removing 100nF

TB3': Asymmetric Cin removing 100nF

TB3: Asymmetric Cin with 100nF


In 1 and 3 the symmetric Cin is ~8dB better.
In 2 the symmetric Cin is ~8dB worse. In 4 it is ~3dB worse.

8

The 100nF capacitor is always better

Symmetric Input Capacitors: Mythbusting



- The symmetrical input capacitors help improve the EMI in the critical FM band for the Conducted Emissions test.
- In the Radiated Emissions test, they improve the emissions in most bands, while in others they degrade the performance. This is probably due to the decrease of the parasitic L, which moves the resonances to higher frequencies.
- The 100nF capacitors are helpful in almost all frequencies.
- The more problematic bands for the symmetrical capacitors can be improved by other methods like using a Ferrite bead or the next topics.



Ground plane splitting: What is the *myth* about?

Return currents in the GND plane are mostly concentrated next to their source conductor, but part of them is spread over a wider surface of the plane. These larger current loops form a magnetic antenna and will radiate. By cutting the GND portion of the hot loop from the rest of the board's GND, these current loops are forced to be smaller and thus, the emission will be lower.


Current density is low, but not 0



Ground plane splitting: How was it tested?

Top layer
GND cut

PGND cut



Internal layer GND cut


The image shows a PCB layout on a dark red background with a grid of small white circles. A central component area is outlined in red. A dashed red line indicates a split in the ground plane on the top layer. A blue arrow points to this split, labeled 'Top layer GND cut'. Another blue arrow points to a split in the ground plane on the internal layer, labeled 'Internal layer GND cut'. A third blue arrow points to a split in the ground plane on the top layer, labeled 'PGND cut'.

11

TB6

Top layer
GND cut

PGND cut




The image shows a PCB layout on a dark red background with a grid of small white circles. A central component area is outlined in red. A dashed red line indicates a split in the ground plane on the top layer. A blue arrow points to this split, labeled 'Top layer GND cut'. Another blue arrow points to a split in the ground plane on the top layer, labeled 'PGND cut'. The internal layer ground plane is solid.

Solid internal layer GND

TB11

PGND cut




The image shows a PCB layout on a dark red background with a grid of small white circles. A central component area is outlined in red. A dashed red line indicates a split in the ground plane on the top layer. A blue arrow points to this split, labeled 'PGND cut'. The internal layer ground plane is solid.

Solid internal layer GND

TB12

No cut on top layer




The image shows a PCB layout on a dark red background with a grid of small white circles. A central component area is outlined in red. The ground plane is solid on both the top and internal layers. A blue arrow points to the solid internal layer ground plane, labeled 'Solid internal layer GND'.

Solid internal layer GND

TB13

Ground plane splitting: Test results

CISPR25 Class 5: CE Average measurements



TB6: All GND cuts

TB11: Removing Internal
GND cut

TB12: Removing Internal
and Top GND cut


TB13: Removing all cuts

No difference!

Lower frequency also looks the same
but that was expected

Ground plane splitting: Test results

CISPR25 Class 5: RE Log Average measurements (Vertical)



TB6: All GND cuts

TB11: Removing Internal GND cut

TB12: Removing Internal and Top GND cut

TB13: Removing all cuts

Cutting the GND in several locations makes things worse. The best case is when making a local cut to the PGND.

The difference between cutting PGND or not is minimal in most bands.

Ground plane splitting: Mythbusting


- Splitting the GND plane in the power converter circuit does not have a significant improvement of EMI (<1 dB μ V/m).
- Cutting the GND plane in multiple areas degrades the GND impedance, making the board worse.
- Cutting the PGND close to the IC increases the thermal R_{J-A} .



Copper under the inductor: What is the *myth* about?


The magnetic fields emitted by the inductor create eddy currents when they hit perpendicular to a conductor.

These eddy currents create losses in the form of heat and reduce the effective inductance. However, the eddy currents also generate magnetic fields which oppose the inductor's one. By placing copper under the inductor, most magnetic field is captured and converted to eddy currents so the emissions are lower.




Copper under the inductor: How was it tested?


TB6




TB8



TB9




TB10



Copper under the inductor: Test results

CISPR25 Class 5: CE Average measurements



TB6: Copper under L

TB11: Removing Top copper


TB12: Removing Internal and Top copper

TB13: Removing all copper

The board with Top copper under the inductor is better in the fundamental and following harmonics

Copper under the inductor: Test results

CISPR25 Class 5: RE Log Average measurements (Vertical)



TB6: Copper under L


TB11: Removing Top copper

TB12: Removing Internal1 and Top copper


TB13: Removing all copper

The board with Top copper under the inductor is worse in most high frequency bands

Copper under the inductor: Analysis




The copper area under the inductor in top layer is V_{out} . The eddy currents are induced there. The Parasitic Capacitance between SW and V_{out} is increased by this extra area.



Copper under the inductor: Mythbusting


The test results in CE show a reduction in the emitted noise when having copper directly under the inductor.

The test results in RE show an increase in the emitted noise when having copper directly under the inductor. This may be caused by the copper being Vout instead of GND.



Shielded inductors: What is the *myth* about?


Shielded inductors are regarded as to always have better EMC performance compared to non-shielded or *semi-shielded inductors*.



Shielded (molded)



Semi-Shielded (epoxy coating)



Shielded inductors: How was it tested?

Changed the standard molded inductor used in all other test MPL-AL4020-1R0 to the semi-shielded MPL-SE4030-1R0



APPLICATIONS

- Battery-powered devices
- Embedded computing
- High-current SMPS
- High-frequency SMPS
- POL converters
- FPGA

FEATURES

- Size 4.1mmx4.1mmx1.9mm
- Low DCR
- Low AC Losses
- Low Audible Noise
- Molded Construction
- Soft Saturation
- Stable Over High Temperatures
- Max Operating Temp +155°C
- RoHS/REACH-Compliant, Halogen-Free

ELECTRICAL CHARACTERISTICS

Parameter			Value	Unit
Inductance ⁽¹⁾	<i>L</i>	±20%	1.0	µH
Resistance	<i>R_{DC}</i>	typ	10.1	mΩ
Resistance _{MAX}	<i>R_{DC MAX}</i>	max	11.8	mΩ
Rated Current ⁽²⁾	<i>I_R</i>	typ	7.9	A
Saturation Current _{25°C} ⁽³⁾	<i>I_{SAT 25°C}</i>	typ	8.6	A
Saturation Current _{100°C} ⁽⁴⁾	<i>I_{SAT 100°C}</i>	typ	8.6	A
Resonance Frequency	<i>f_r</i>	typ	56	MHz

$$C_p=8pF$$



APPLICATIONS

- Battery-powered devices
- High-efficiency SMPS
- Embedded computing
- Input filters

FEATURES

- Size 4mmx4mmx3mm
- Semi-Shielded Construction
- Low DCR
- Low Stray Field
- Max Operating Temp +125°C
- RoHS/REACH-Compliant, Halogen-Free


ELECTRICAL CHARACTERISTICS

Parameter			Value	Unit
Inductance ⁽¹⁾	<i>L</i>	±20%	1.0	µH
Resistance	<i>R_{DC}</i>	typ	12.5	mΩ
Resistance _{MAX}	<i>R_{DC MAX}</i>	max	15	mΩ
Rated Current ⁽²⁾	<i>I_R</i>	typ	6.3	A
Saturation Current _{25°C} ⁽³⁾	<i>I_{SAT 25°C}</i>	typ	7.5	A
Saturation Current _{100°C} ⁽⁴⁾	<i>I_{SAT 100°C}</i>	typ	7.2	A
Resonance Frequency	<i>f_r</i>	typ	90	MHz

$$C_p=3pF$$

Shielded inductors: Test results

CISPR25 Class 5: CE Average measurements




TB6: Molded Inductor

TB15: Semi-Shielded Inductor

The semi-shielded inductor is much better at low frequency and helps at the FM band.

Shielded inductors: Test results

CISPR25 Class 5: Monopole Average measurements




TB6: Molded Inductor

TB15: Semi-Shielded Inductor

The semi-shielded inductor emits less E-field

Shielded inductors: Test results

CISPR25 Class 5: RE Log Average measurements (vertical)





TB6: Molded Inductor


TB15: Semi-Shielded Inductor

Overall the semi-shielded looks better except for the resonance at 320MHz.

Shielded inductors: Analysis




Larger area for E-field radiation



Shielded (molded)


Semi-Shielded (epoxy coating)

ACR



$C_p=8\text{pF}$

ACR



$C_p=3\text{pF}$

Shielded inductors: Mythbusting

From previous experience, it is true that in some cases shielded inductors improve the EMC results.


In this particular test, the shielded inductor exhibits worse EMI than the semi-shielded. This is due to the construction of the inductor.

Each design is unique, you have to test in the early stages and evaluate which components are best. Not all inductors are built equal.



Extra measurement: Changing the filter from Inductor to Ferrite

CISPR25 Class 5: CE Average measurements



TB15: L2 as 1uH inductor

TB15: L2 as ferrite bead


The ferrite bead provides less attenuation at the fundamental frequency, but is similar in the FM band.

Extra measurement: Changing the filter from Inductor to Ferrite

CISPR25 Class 5: RE Log Average measurements (vertical)

TB15: L2 as 1uH inductor

TB15: L2 as ferrite bead



The ferrite bead provides improves Radiated EMI across all bands.

Conclusions

- Many EMC recommendations given in seminars are not valid across all designs. There are several variables at play (PCB size, load type, harnesses...).
- The way to ensure if a design is going in the right direction is through testing in the early stages of development.
- Start the design following the typical EMC good practices like symmetrical input capacitance, adding a 100nF capacitor, choosing a good inductor...
- Test the initial design and see what are its shortcomings. Then come up with a plan to fix the issues in the identified frequencies.
- Execute the improvement plan, then repeat the testing to check if the new system is on the right track.

Q&A

Let us know your questions